SemiconductorTALENT.com, a division of Intelligent Technology Solutions,
is a North American leader in providing executive search services to the
microelectronics and engineering sectors
Position - Senior Digital IC Design engineer - Mixed Signal Products
Relocation - Local Candidates Only
Location -Greater Los Angeles Area
Responsibilities:
-Define module level architecture specifications, perform RTL design,
synthesis, timing closure and verification for next generation
Mixed-Signal products.
Requirements:
- BSEE or MSEE/PhD.
- 5+ years of experience in multi-million gates of digital/mixed-signal
design using Verilog or VHDL
- Experience of entire design cycle from micro-architecture specification
definition, HDL coding, synthesis and timing closure to post-silicon debug
and sup****t in lab environment
- Strong language user in SystemVerilog, Verilog, Perl, Unix Shell
- Experience in Cadence design environment using NC-Verilog, RTLcompiler,
ETS
- Experience in both RTL and gate level verification and debug
- Experience in coverage based/random test environment and assertion
generation
- Design experience in two of the following product areas:
High speed serial link (PCI-E, SATA, 10G Ethernet, HDMI/Display ****t,
etc.);
DDR2/DDR3 memory controller;
High speed network or switching controller;
PC chipset, North/South Bridge controller;
Other multi-million gates digital/mix-signal design
Location : Los Angeles, CA
Perm/Contract : Permanent
SemiconductorTALENT.com confidentiality policy :
www.intelligentinc.com/conf_policy.asp
About SemiconductorTALENT.com
SemiconductorTALENT.com, a division of Intelligent Technology Solutions,
is a highly specialized and successful recruitment agency. We represent
excellent, well-funded pre-IPO and leading public companies all across
North America. Our clients are industry leaders who develop advanced
technologies for semiconductor, video / graphics / imaging, wireless, and
networking / communications markets.
Be sure to quote : Senior Digital IC Design Engineer - Mixed Signal
Products (Project # 5486)
|
